PageRank Implemented with the MPI Paradigm Running on a Many-Core Neuromorphic Platform

نویسندگان

چکیده

SpiNNaker is a neuromorphic hardware platform, especially designed for the simulation of Spiking Neural Networks (SNNs). To this end, platform features massively parallel computation and an efficient communication infrastructure based on transmission small packets. The effectiveness in execution PageRank (PR) algorithm has been tested by realization custom SNN implementation. In work, we propose implementation fully realized with MPI programming paradigm ported to platform. We compare scalability proposed program equivalent implementation, leverage characteristics benchmark our when faced massive requirements. Experimental results show that exhibits favorable scaling mid-sized context, while highlighting performance MPI-PageRank bounded memory size speed limitations current version hardware.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Master-worker model for MapReduce paradigm on the TILE64 many-core platform

MapReduce is a popular programming paradigm for processing big data. It uses themaster–workermodel, which is widely used on distributed and loosely coupled systems such as clusters, to solve large problems with task parallelism.With the ubiquity ofmany-core architectures in recent years and foreseeable future, the many-core platform will be one of the main computing platforms to execute MapRedu...

متن کامل

Compiling MPI for Many-Core Systems

Processors with multiple (or many) cores and shared memory are becoming ubiquitous across the computing spectrum. MPI, the current de facto programming model for scalable parallel applications, enforces copies between source and target processes and thus can not fully utilize shared memory and cache architectures of modern machines. To enable MPI-based programs to more fully exploit features of...

متن کامل

Multi-camera synchronization core implemented on USB3 based FPGA platform

Centered on Awaiba’s NanEye CMOS image sensor family and a FPGA platform with USB3 interface, the aim of this paper is to demonstrate a new technique to synchronize up to 8 individual self-timed cameras with minimal error. Small form factor self-timed camera modules of 1 mm x 1 mm or smaller do not normally allow external synchronization. However, for stereo vision or 3D reconstruction with mul...

متن کامل

Energy-Efficient Sorting on a Many-Core Platform

As processors move from multi-core to many-core architectures, opportunities arise for energy-efficient enterprise computations, such as sorting, on large arrays of processors. This paper proposes three different energy-efficient sorting methods for the first phase of an external sort simulated on a varying sized fine-grained many-core processor arrays used as a co-processor to an Intel CPU, wh...

متن کامل

Matrix Multiplication Parallelization on a Many-Core Platform

This paper introduces an approach to analyze the power and energy consumption of a many-core system. The investigation has been done by using the Intel SCC system as an experimental platform. The approach is to collect the time and power profiling of an executing application on the Intel SCC system. And then, we find the total energy consumed for the entire execution. We studied the effects of ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Low Power Electronics and Applications

سال: 2021

ISSN: ['2079-9268']

DOI: https://doi.org/10.3390/jlpea11020025